Abstract-A ring-type converter is one of the efficient step-up/step-down DC-DC converters, because the ring-type converter can be implemented using semiconductor switches and capacitor. In this paper, a ring-type DC-DC converter using charge reusing techniques is proposed to improve power efficiency. Although the conventional ring-type converter consumes the electric charge in stray parasitic capacitances idly, the proposed converter reuses a part of the electric charge in stray parasitic capacitances. Therefore, the proposed converter can realize higher power efficiency than the conventional ring-type converter, because the proposed converter can reduce parasitic power losses. Concerning the proposed converter with three capacitors, simulation program with integrated circuit emphasis (SPICE) simulations and theoretical analysis were performed to clarify characteristics. The result of SPICE simulations showed that more than 8.2% of the power efficiency was improved by the proposed converter when the output load is 10k. Furthermore, handy theoretical equations to estimate the maximum efficiency were obtained by the theoretical analysis.
I. INTRODUCTION
In the development of mobile devices, the switched capacitor (SC) power converter [1] - [18] is one of the most promising converters, because the SC power converter can be implemented into an integrated circuit (IC) chip. For example, Doms et al. designed a capacitive power management circuit by using charge pumps [1] , Kim realized white light emitting diode (WLED) backlights using a negative charge pump [2] , and Ishida et al. proposed non-volatile memories using a positive/negative charge pump [3] . Furthermore, SC power converters came to be used for a building block of energy harvesting applications in recent years [4] , [5] . For these application systems, several kinds of SC circuit topologies have been proposed in past studies: charge-pump circuits [1] - [6] , series-parallel type converters [7] , Fibonacci-type converter [8] , and so on. Among others, the ring-type converter [9] - [13] is the unique converter which can achieve step-up/step-down conversion.
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efficiency is one of the most important issues, because cooling of inefficient power converters is difficult and expensive. The power efficiency of the SC DC-DC converter consisting of discrete components is mainly limited by capacitor charging and discharging losses and resistive conduction losses. However, the energy loss due to stray parasitic capacitances cannot be ignored in the integrated circuit (IC) design of the SC converters. For this reason, several techniques have been proposed to reduce parasitic power losses [14] - [18] . For example, Lauterbach et al. proposed charge sharing concept and new clocking scheme for the power efficiency improvement of boosted charge pumps [15] , where the combination of tristate drivers and a new clocking scheme eliminates parasitic charge current peaks. Furthermore, Allasasmeh et al. applied a charge reusing technique to not only the charge pump circuit but also a heap converters and a Fibonacci converter [17] , where two symmetrical converter blocks are operated in parallel by using complementary control signals. However, concerning a ring-type converter, energy loss due to stray parasitic capacitances has not been taken into account in previous studies [9] - [12] .
In this paper, a ring-type DC-DC converter using charge reusing techniques is proposed to improve power efficiency. Unlike the conventional converter [9] - [12] , the proposed converter reuses a part of the electric charge in stray parasitic capacitances by connecting stray parasitic capacitances at the end of each clock cycle. By alleviating parasitic power losses, the proposed converter can achieve higher power efficiency than the conventional converter. To confirm the validity of the proposed converter, simulation program with integrated circuit emphasis (SPICE) simulations are performed. Fig. 1 shows the conventional ring-type converter [9] - [12] . The conventional converter consists of 4N (N=1, 2…) power switches and N capacitors. By controlling power switches, the conventional converter realizes s/r ((r=1, 2... N) and (s = 1,2, …, N)) step-up/step-down conversion. In Fig.1 , clock pulses for the power switch S 1,j (j=1,2,... , N) are non-overlapped N-phase pulses  1,j and clock pulses for S 2,j are set to inverted pulses of  1,j . According to the conversion ratio s/r, the power switches S 3,j and S 4,j are driven by clock pulses obtained by shifting the clock pulse  1,j cyclically. In other words, by controlling the timing of  3,j and  4,j , the conversion ratio is determined. Concretely, in the case of N=3, the timing of the clock pulses in the case of 3x step-up conversion as shown in Table I . In the previous studies [9] - [12] , the existence of stray parasitic capacitances has not been taken into account in the design of the ring-type converter. When the SC DC-DC converter is integrated into an IC form, stray parasitic capacitances exist as shown in Fig. 2 , where C t denotes the stray parasitic capacitance between top plate and substrate and C b denotes the stray parasitic capacitance between bottom plate and substrate. In the conventional converter, the electric charge Q charged in C b is consumed idly when C j (j=1, 2..., N) is grounded via S 1,j . Fig. 3 shows the proposed converter. In Fig. 3 , C j (j=1, 2, …, N) is the capacitor, C tj (=C j ) denotes the j-th stray parasitic capacitance between top plate and substrate, and C bj (=C j ) denotes the j-th stray parasitic capacitance between bottom plate and substrate. The proposed converter consists of 5N power switches and N capacitors. Unlike the conventional ring-type DC-DC converter [9] - [12] , the capacitor C j of the proposed converter is connected each other through the power switch S 5,j . To help readers' understanding, let us consider the proposed converter in the case of N=3. Table II shows the timing of the clock pulses in the case of 2/3x step-down conversion. Unlike the conventional converter, the proposed converter is controlled by 2N-phase clock pulses. As Table II shows, the power switch S 5,k (k = {1, 2, 3}) is turned on at the end of each clock cycle. In State-T 2 , State-T 4 and State-T 6 , the electric charges stored in C bk (k = {1, 2, 3}) are equalized through the power switch S 5,k before the electric charges are consumed idly. In other words, the power dissipation of the input can be reduced by the equalization process. Therefore, due to the equalization process of the electric charge in C bk , the power dissipation of the input can be reduced. 
II. CIRCUIT STRUCTURE

A. Conventional Ring-Type Converter
B. Proposed Converter
III. THEORETICAL ANALYSIS
Concerning power efficiency and output voltage, the theoretical analysis is performed in this section. To evaluate the maximum power efficiency and the maximum output voltage, we assume that 1. Parasitic elements are negligibly small and 2. Time constant is much larger than the period of clock pulses. Fig. 4 shows the instantaneous equivalent circuits of the proposed converter in the case of the step-down conversion, where R on denotes the on-resistance of the power switch. In Fig. 4 , State-T k (k=1, 3,…, 2N-1) is the charging and transferring process and State-T l (l=2, 4, …, 2N) is the charge reusing process, where k is an odd number and l is an even number. In Fig. 4 , the differential value of the electric charge in capacitor C n (n=1, 2,.., N) satisfies In (1), (<0.5) is a constant parameter, T a is a time for the charging and transferring process, and q Ti n (i=1, 2, …, 2N) denotes electric charges in the case of State-T i .
A. Step-Down Conversion
In the case of State-T k , the differential values of electric charges in the terminal V in and terminal V out , q Tk,Vin and q Tk,Vout , are expressed by the following equations:
where Furthermore, in State-T k (k=1, 3, …, 2N-1), the following conditions are satisfied:
where
On the other hand, the differential values of electric charges in the case of State-T l (l=2, 4, …, 2N) is as follows:
Using (2)- (4), the average input current is expressed as
From (1)- (4), the average input current (5) can be rewritten as
On the other hand, the average output current is expressed as
From (1)- (4), the average output current (7) can be rewritten as
Substituting (6) into (8), we have the following relation between the average output current and the average input current:
in out s I I r    
Next, let us consider the consumed energy in one period. In  Fig. 4 , the consumed energy in one period can be expressed as 
Using (1)- (4), the consumed energy (10) can be rewritten as 
Here, it is known that a general equivalent circuit of SC DC-DC converters can be expressed by the circuit shown in Fig. 5 [12] - [14] , where R SC is called the SC resistance and m is a ratio of the ideal transformer. In the general equivalent circuit of SC DD-DC converters, the consumed energy W T is defined by
where R SC is called the SC resistance. Therefore, from (8), (11) , and (12), the SC resistance in the case of the step-down conversion is expressed as
By combining (9) and (13), the equivalent circuit in the case of the step-down conversion can be expressed by the following determinant:
Because the equivalent circuit of the SC DC-DC converters can be expressed by the determinant using the Kettenmatrix. Finally, from (14), the power efficiency and the output voltage of the proposed converter are obtained as
where R L denotes the output load. As (13) and (15) show, the power efficiency decreases with increase in R on and . 
B.
Step-Up Conversion Fig. 6 shows the instantaneous equivalent circuits of the proposed converter in the case of the step-up conversion. In the case of State-T k (k=1, 3, …, 2N-1), the differential values of electric charges in the terminal V in and terminal V out , q Tk,Vin and q Tk,Vout , are expressed by the following equations:
and ,
Furthermore, in State-T k , the following conditions are satisfied: 
Using (16) - (18), the average input current is expressed as
From (1), (16)- (18), the average input current (19) can be rewritten as
From (1), (16)- (18), the average output current (21) can be rewritten as
Substituting (20) into (22), the relation between the average output current and the average input current can be obtained by (9) .
Next, in the case of the step-up conversion, the consumed energy can be expressed as
Using (1), (16)- (18), the consumed energy (23) can be rewritten as
Therefore, from (12), (22), and (24), the SC resistance in the case of the step-up conversion is expressed as
By combining (9) and (25), the equivalent circuit in the case of the step-up conversion can be expressed by (14) .
Journal of Clean Energy Technologies, Vol. 2, No. 4, October 2014
C. Design Condition for Charge Reusing Process
From [12] , the maximum power efficiency of the conventional ring-type converter is given by (15) , where the SC resistance of the conventional converter, R SCC , is expressed as
Step-down conversion:
Step-up conversion:
From (13), (25), (26), and (27), the ratio of the SC resistances between the conventional converter and the proposed converter, R SCC /R SC , is expressed by
As (28) and (29) show, is it desirable for the parameter  to satisfy 1>>N.
IV. SIMULATION
Concerning the proposed converter in the case of N=3, the SPICE simulation is performed to investigate the properties of the proposed converter. Fig. 7 shows the proposed ring-type converter in the case of N=3. The conditions for the SPICE simulation are as follows: V in =3.7V, C 1 = C 2 = C 3 = 20nF, R on =10, T=150ns, T a =45ns, and =1/30. In the SPICE simulation, C tj and C bj were assumed to be the same value, because the value of the stray parasitic capacitance changes according to a semiconductor process. Table II and Table III . In Fig. 8 , the solid line shows the maximum power efficiency obtained by theoretical analysis, where the parasitic capacitance was set to zero to evaluate the maximum power efficiency. As Fig. 8 shows, the proposed converter can alleviate the influence of the parasitic capacitance than the conventional converter. Concretely, when the output load R L is 10k and ==0.1% (C tj = C bj = 2pF), the proposed converter can improve the power efficiency more than 8.2%. Fig. 9 shows the simulated output voltage as a function of the output load R L , where the solid line shows the maximum output voltage obtained by theoretical analysis. As Fig. 8 and Fig. 9 show, the theoretical result is in good agreement with the SPICE simulated result. Therefore, the formulas obtained by the theoretical analysis will be helpful to estimate the maximum power efficiency and the maximum output voltage. Table IV shows the comparison concerning the number of circuit elements. In the point of the circuit topology, the difference between the proposed converter and the conventional converter is only the switch S 5,j (j=1,2, …, N), because a parallel-connected structure is not required in the proposed converter. As Table IV shows, the circuit size of the proposed converter is only slightly bigger than that of the conventional converter, because the transistor switch occupies the silicon area much smaller than a capacitor. Fig. 10 shows the simulated transient characteristic of the output voltage when the output load R L is 10k. As Fig. 10 shows, the settling time of the proposed converter is almost as same as that of the conventional converter. However, strictly speaking, the settling time of the proposed converter becomes slow due to the time for charge reusing processes. 
V. CONCLUSION
In this paper, a ring-type DC-DC converter using charge reusing techniques has been proposed to improve power efficiency. By connecting stray parasitic capacitances at the end of each clock cycle, the proposed converter can reduce parasitic power losses. The validity of circuit design was confirmed by SPICE simulations and theoretical analysis.
The result of SPICE simulations showed that the proposed converter can reduce the parasitic power losses when the output load R L is a large value. Concretely, in the case of the 2/3 times step-down conversion, about 11.6% of the power efficiency was improved by the proposed technique when the output load R L is 10k. On the other hand, in the case of the 3/2 times step-up conversion, about 8.2% of the power efficiency was improved by the proposed technique. Furthermore, concerning the maximum power efficiency and output voltages, the theoretical results are in good agreement with the SPICE simulated results. Therefore, we can estimate the characteristics of the proposed converter by using obtained theoretical equations. The theoretical equation will be helpful to design the proposed converter.
The IC implementation and experimental evaluation of the proposed converter are left to a future study.
